Abstract-Current trends in high performance and embedded computing include design of increasingly complex hardware architectures with high parallelism, heterogeneous processing elements, and nonuniform communication resources. In order to take hardware and software design decisions, early evaluations of the system nonfunctional properties are needed. These evaluations of system efficiency require electronic system-level information on both algorithms and architecture. Contrary to algorithm models for which a major body of work has been conducted on defining formal models of computation (MoCs), architecture models from the literature are mostly empirical models from which reproducible experimentation requires the accompanying software. In this paper, a precise definition of a model of architecture ( (MPSoC), performance optimization, power modeling and estimation, system on chip (SoC).
I. INTRODUCTION

I
N THE 1990s, models of parallel computation such as the ones over-viewed by Maggs et al. [1] were designed to comprehensively represent a system including hardware and software-related features. Since the early 2000s, rapid prototyping initiatives like the algorithm-architecture matching methodology [2] have fostered the separation of algorithm and architecture models in order to automate the design space exploration (DSE). Separation of concerns plays a major part in mitigating the design complexity of systems. In particular, the design productivity of cyber-physical systems, hampered by intricate hardware, application, and external constraints [3] , calls for innovative model-based methods.
Several levels of abstraction exist to model a hardware architecture, ranging from the transistor model level to logic gate level, register transfer level, and transaction level. The unprecedented complexity of current systems, embedding billions of transistors, has led to the creation of a higher level of abstraction named electronic system-level (ESL) [4] . ESL methods empower designers to perform early analysis and DSE through coarse grain modeling. The added value of ESL methods is testified by company products such as SLX Explorer from Silexica [5] or Pareon from Vector Fabrics [6] whose aims include providing early system efficiency figures.
At the ESL level, the system is decomposed into a behavioral model, expressed with a model of computation (MoC), and an architecture description, expressed with an model of architecture (MoA) [4] . We have proposed in [7] the first precise definition of an MoA removing the existing overlap between the concepts of an MoA and a MoC. Moreover, the linear system-level architecture model (LSLA) MoA has been introduced in [7] and shown to be the only model fully respecting the proposed definition of an MoA, i.e., the only architecture model capable of providing a reproducible computation of an abstract efficiency cost from an application model respecting a MoC. One may note a difference between system performance and system efficiency. In computer science, performance is often a synonym of throughput [8] , [9] . However, system design requires decisions based on many nonfunctional costs such as memory, energy, latency, or area. In order to evaluate nonfunctional costs, an MoA must represent the internal behavior of an architecture at a high level of abstraction while offering an evaluation accurate enough to take early design decisions. As an extension of [7] , this paper puts MoAs into practice for modeling the energy consumption of an multiprocessor system-on-chip (MPSoC). After defining the concepts of MoA and LSLA, this paper covers two new aspects of MoAs: first, a new method is introduced to learn an MoA from measurements of a studied platform; then, the LSLA MoA is shown to predict the energy consumption of a modern MPSoC executing a complex application. This paper demonstrates that, additionally to their formal interest, LSLA, and more generally MoAs, can be applied in practice to evaluate the efficiency of a system. This paper is organized as follows. Sections II and III introduce the context and related work of MoAs. Then, the LSLA MoA is defined in Section IV and its cost computation mechanism is demonstrated. In Section V, a method is proposed to learn an LSLA model from platform measurements. Finally, the method is applied in Section VI to model the energy consumption of an MPSoC executing a synchronous dataflow (SDF) application.
II. CONTEXT OF MODEL-BASED DESIGN
MoAs complement the work on MoCs in providing precise semantics for the second input of the Y-chart design method [10] . The Y-chart separates the description of an application from the one of an architecture, as illustrated in Fig. 1 where algorithm descriptions, conforming to a precise MoC are combined with architecture descriptions conforming to an MoA. The objective of this paper is to sketch the contours of MoAs as the architectural counterparts of MoCs. This section introduces the MoCs used in Section IV-B to demonstrate the cost computing capability of the proposed LSLA MoA.
Many MoCs have been designed to represent the behavior of a system. The Ptolemy II project [11] has a considerable influence in promoting MoCs with precise semantics. Different families of MoCs exist such as finite state machines, process networks, Petri nets, synchronous MoCs and functional MoCs [12] . The LSLA MoA discussed in this paper is demonstrated with both dataflow MoCs and the bulk synchronous parallel (BSP) MoC for their capacity to represent parallel computation. Section II-A presents a static and a dynamic dataflow models while Section II-B introduces the BSP MoC.
A. Dataflow Models of Computation
A dataflow MoC represents an application behavior with a graph where vertices, named actors, represent computation and exchange data through first in, first out data queues (FIFOs). The unitary exchanged data is called a data token. Computation is triggered when data present on the input FIFOs of an actor respects a set of conditions called firing rules. Dataflow MoCs constitute an important class of MoCs targeting the modeling of streaming applications. Dozens of different dataflow MoCs have been explored and this diversity of MoCs demonstrates the benefit of precise semantics and reduced model complexity. To draw a parallel between MoCs and MoAs, the SDF, enable-invoke dataflow (EIDF), and core functional dataflow (CFDF) dataflow MoCs are presented in the next sections.
1) Synchronous Dataflow: SDF [13] is the most commonly used dataflow MoC [14] . SDF has a limited expressivity and an extended analyzability. Production and consumption token rates set by firing rules are fixed scalars. Static analysis is applied on an SDF graph to determine whether or not fundamental consistency and schedulability properties hold. Such properties, when they are satisfied, ensure that an SDF graph can be implemented with deadlock-free execution and FIFO memory boundedness. An SDF graph (Fig. 2) is defined as G = A, F , where A is the set of actors, and F is the set of FIFOs. For an SDF actor, a positive-integer-valued data rate is specified for each port by the function rate : P in data ∪ P out data → N * , where N * is the set of strictly positive natural numbers, P in data is the set of all input ports for an actor, and P out data is the set of all output ports for an actor. These rates correspond to the fixed firing rules of an SDF actor. A delay d : F → N, where N is the set of natural numbers, is set for each FIFO f ∈ F, corresponding to a number of tokens present initially.
If an SDF graph is consistent and schedulable, a fixed sequence of actor firings, called graph iteration, can be repeated indefinitely to execute the graph, and there is a well defined concept of a minimal sequence for achieving an indefinite execution with bounded memory. The notion of graph iteration is used to compute the cost of mapping an SDF algorithm model on an LSLA architecture model in Section IV-B1.
2) Enable-Invoke Dataflow and Core Functional Dataflow MoCs: EIDF is a highly expressive form of dataflow MoC that is useful for implementing and analyzing a wide variety of specialized dataflow MoCs [15] . While specialized models such as SDF are useful for exploiting specific characteristics of targeted application domains (e.g., [16] ), the more flexibly oriented MoC EIDF is useful for integrating and interfacing different forms of dataflow, and providing tool support that spans heterogeneous applications, subsystems, or platforms. In EIDF, the behavior of an actor is decomposed into a set of mutually exclusive actor modes such that each actor firing operates according to a mode, and at the end of each actor firing, the actor determines a next mode set specifying the set of possible modes according to which the next actor firing can execute. The production or consumption rate for each port is constant for a given actor mode. However, the dataflow behavior for the same port may differ for different actor modes, which allows for specifying dynamic dataflow behavior. An EIDF graph is defined as G = A, F and notations used to denote actors, FIFOs, and data ports are identical to these defined in the SDF MoC. This paper uses a restricted form of EIDF called CFDF [ Fig. 3(a) ]. CFDF requires that the next mode set that emerges from any actor firing contain exactly one mode [17] . This restriction ensures execution determinacy. The unique element (actor mode) within the next mode set of a CFDF actor firing is referred to as the next mode associated with the firing. Dataflow attributes of a CFDF actor can be characterized by a CFDF dataflow table [ Fig. 3 Mode transition behavior for a CFDF actor can be represented by a mode transition graph [ Fig. 3(d) and (e)]. Given a CFDF actor A, the mode transition graph for A, denoted MTG(A) is a directed graph in which the vertices are in oneto-one correspondence with the modes of A. The edge set of MTG(A) can be expressed as {(x, y) ∈ V A × V A | y ∈ μ A (x)}, where V A represents the set of vertices in MTG(A), and μ A (x) is the set of possible next modes for actor x. While production and consumption rates for CFDF actor modes cannot be data-dependent, the next mode can be data-dependent, and therefore, μ A (x) can in general have any positive number of elements up to the number of modes in A.
The combination of CFDF and LSLA to compute an implementation efficiency will be discussed in Section IV-B2. 
B. Bulk Synchronous Parallel MoC
Another example of an MoC for parallel computation is the BSP [18] MoC. BSP splits up an application into several phases called supersteps. A BSP computation is composed of a set of components A called agents in this paper to distinguish them from the processing elements (PEs) in an MoA. Each agent γ ∈ has its own memory. An agent γ can access the memory of another agent δ through a remote access (message) r(γ , δ) via a so-called router. The computation execution happens in a series of supersteps indexed by σ ∈ N and consisting of processing efforts, remote accesses and a global synchronization s(σ ). An example of a BSP algorithm model is illustrated in Fig. 4 .
Each agent γ executes the processing effort γ σ during the superstep σ . The processing effort γ σ requires a time w(γ σ ) ∈ N to be processed. During the superstep σ , an agent sends or receives at most h σ ∈ N * remote accesses, each access transferring one atomic data from one agent to another. A barrier synchronization follows each superstep, ensuring global temporal coherency before starting the superstep σ + 1.
BSP provides time performance evaluation for a superstep. A lower bound for the time of a superstep is computed by
where card( ) is the number of agents, g is the time to execute one atomic remote transfer, and s is a fixed time cost associated to the synchronization. A superstep has a discrete length n × L with n ∈ N and L the minimal period of synchronization. The smaller L is chosen, the closer from the lower bound T σ the superstep time results. This cost computation is limited to the latency efficiency metric and assumes that communication costs for an agent are additive. The combination of the BSP MoC and the LSLA MoA will be explained in Section IV-B3, extending BSP cost computation mechanisms.
C. Benefits Offered by MoCs
Each one of the previous MoCs is characterized by a specific set of properties such as their expressiveness, dynamicity, analyzability, or their decidability. Depending on the complexity and constraints of the modeled application, a simple SDF representation or a more complex EIDF or BSP representation can be chosen. MoCs offer abstract representations of applications at different levels of abstraction. They can be used for early system studies or system functional verification. MoCs simplify the study of a system and, since they do not depend on a particular syntax, they offer interoperability to the tools manipulating them.
MoCs, by nature, do not carry hardware related information such as resource limitations and hardware efficiency. In this paper, we use the concept of MoA to complement MoCs in the process of DSE.
III. DEFINITION OF MOA AND RELATED WORK
A. Definition of Models of Architecture (MoAs)
The main goal of an MoA is to offer mathematically formulated, reproducible ways to evaluate at an ESL level the efficiency of design decisions. Reproducibility means that the model alone, without an associated implementation, is sufficient to reproduce the cost computation. Following this objective, we introduced a new definition of MoAs [7] .
Definition 1: A model of architecture is an abstract efficiency model of a system architecture that provides a unique, reproducible cost computation, unequivocally assessing a hardware efficiency cost when processing an application described with a specified MoC.
An MoA does not need to reflect the real hardware architecture of the system. It aims to represent its efficiency at a coarse granularity. As an example, a complete cluster of processors in a many-core architecture may be represented by a single PE in its MoA representation, hiding the internal structure of this PE. Hardware architecture models at ESL level that have been proposed in the literature do not comply with Definition 1 because they do not state a cost computation procedure. These models, qualified as quasi-MoAs in the rest of this paper, do not guarantee reproducible cost computation. At the ESL level, operating system and middleware may be abstracted together, as demonstrated on an example in Section VI. MoAs can be used at all stages of the system design process, from early steps (e.g., to define how many hardware coprocessors are necessary) to late steps (e.g., to optimize runtime scheduling). An MoA should be as independent as possible from algorithm-related concerns. For this purpose, application activity is defined in the next section as an interface between a MoC and its executing MoA.
B. Application Activity As Interface Between MoC and MoA
As introduced in [7] , the notion of application activity is necessary to ensure the separation of MoC and MoA.
Definition 2: Application activity A corresponds to the amount of processing and communication necessary for accomplishing the requirements of an application. Application activity is composed of processing and communication tokens.
Definition 3: A quantum q is the smallest unit of application activity. There are two types of quanta: 1) processing quantum q P and 2) communication quantum q C .
Two distinct processing quanta are equivalent, thus represent the same amount of activity. Processing and communication quanta do not share the same unit of measurement. As an example, in a system with a unique clock and byte addressable memory, one cycle of processing can be chosen as the processing quantum and 1 byte as the communication quantum.
Definition 4: A token τ ∈ T P ∪ T C is a nondivisible unit of application activity, composed of a number of quanta. The function size : T P ∪ T C → N associates to each token the number of quanta composing the token. There are two types of tokens: 1) processing tokens τ P ∈ T P and 2) communication tokens
The activity A of an application is defined as the set
where
. .} is the set of processing tokens composing the application processing, and
. .} is the set of communication tokens composing the application communication. An example of a processing token can be a run-to-completion task with static activity. The task is composed of N processing quanta (e.g., N cycles). An example of a communication token is a data message. The token is composed of M communication quanta (e.g., M bytes). Using the two levels of granularity of a token and a quantum, an MoA can reflect the cost of managing a quantum and the overhead of managing a token composed of several quanta. To be computed, application activity may require the definition of a time scope and input data. These concerns are discussed in Section VI-C4.
The activity definition in its present form is sufficient as a basis for LSLA. Activity is generic to several families of MoCs, as will be demonstrated in Section IV-B.
C. Related Work on MoAs
The concept of MoA is evoked in [19] where it is defined as "a formal representation of the operational semantics of networks of functional blocks describing architectures." This definition allows the concepts of MoC and MoA to overlap. As an example, an SDF graph representing a fully specialized system may be considered as a MoC because it formalizes the application. It may also be considered as an MoA because it fully complies with the definition from [19] . This is in contrast to the orthogonalization between MoC and MoA representations that is supported in our proposed modeling framework. Table I references architecture models of abstract heterogeneous parallel architectures. A general idea of the level of abstraction of each model is given, as well as some properties.
High-level virtual platform (HVP) [20] is a virtual platform based on SystemC. The MoC that can be coexplored by HVP is the communicating processes one [28] . The HVP platform virtually executes tasks and defines task automata for managing the internal behavior of application tasks over time. A virtual platform differs from an MoA, as it builds a functional platform rather than a formal model.
The architecture analysis and design language (AADL) [22] defines a syntax to describe both software and hardware components in a system with an objective of time simulation. In contrast to this approach, MoAs offer abstract features for UML MARTE [21] is a system modeling standard offering a holistic approach encompassing all aspects of real-time embedded systems. The standard consists of UML classes and stereotypes. MARTE does not standardize how a cost should be derived from the specified amount of hardware resources and nonfunctional properties. Conversely, MoAs focus on abstract cost computation and can be used in the context of MARTE.
Castrillon Mazo and Leupers [23] defined a quasi-MoA that represents an architecture with a graph G of PEs where each edge interconnecting a pair of PEs is associated to a communication primitive (CP). A CP is an application programming interface that is used to communicate among tasks. PEs and CPs have sets of properties. The model does not comply with Definition 1 because it does not specify how a cost should be computed from these properties.
Grandpierre and Sorel [25] defined a quasi-MoA for message passing and shared memory data transfer simulations of heterogeneous platforms. Memory sizes and bandwidths are taken into account in the model. This model is also considered as a quasi-MoA because cost computation is not specified.
The system-level architecture model (S-LAM) [27] quasiMoA focuses on timing properties of a distributed system and defines communication enablers such as random access memory and direct memory access. S-LAM is focused on time modeling and does not provide a reproducible cost computation procedure.
Kianzad and Bhattacharyya [24] presented the CHARMED co-synthesis framework and its architecture model. The CHARMED framework aims at optimizing multiple system parameters represented in Pareto fronts. The model is composed of a set of PEs and communication resources (CRs). Each PE has a vector of attributes representing the area and price of the processor, the size of data and instruction memories, and the idle power consumption. Each CR also has an attribute vector including the power consumption per each unit of data, the idle power consumption, and the worst case transmission rate. This model constitutes, to our knowledge, the closest model to the concept of MoA as stated by Definition 1. However, it does not abstract the computed cost, limiting the model to the defined metrics.
Some architecture description languages have been voluntarily omitted because they operate at a different level of abstraction than MoAs. For instance, VHDL is a language to model a hardware behavior but its extreme versatility does not orientate the designer toward a specific MoA. In the next section, the LSLA MoA is explained. This model provides simple semantics for computing an abstract cost from the mapping of an application described with a precise MoC.
IV. LSLA MODEL OF ARCHITECTURE
A. LSLA Definition LSLA composing elements are illustrated in Fig. 5 . An LSLA model is composed of PEs, communication nodes (CNs), and links. LSLA is linear because the computed cost is a linear combination of the costs of its components.
Definition 5: The LSLA is an MoA that consists of an undirected graph = (P, C, L, cost, λ), where: 1) P is the set of architecture PEs. A PE is an abstract processing facility. A processing token t P must be mapped to a PE p ∈ P to be executed; 2) C is the set of architecture CNs. A communication token t C must be mapped to a CN c ∈ C to be executed; 3) L = {(n i , n j )|n i ∈ C, n j ∈ C ∪ P} is a set of undirected links connecting either two CNs or one CN and one PE. A link models the capacity of a CN to communicate tokens to/from a PE or to/from another CN; 4) cost is a function associating a cost to different elements in the model. The cost unit is specific to the nonfunctional property being modeled. It is in nJ in the energy-centered study of Section VI. Formally, the generic unit is denoted ν; 5) λ ∈ R is a Lagrangian coefficient setting the computation to communication cost ratio, i.e., the cost of a single communication quantum relative to the cost of a single processing quantum. On the example displayed in Fig. 5 , PE 1−4 represent PEs while x, y, and z are CNs. As an MoA, LSLA provides reproducible cost computation when the activity A of an application is mapped onto the architecture. The cost related to the management of a token τ by a PE or a CN n is defined by
where α n is the fixed cost of a quantum when executed on n and β n is the fixed overhead of a token when executed on n. For example, in the use case developed Section VI, α n and β n are, respectively, expressed in energy/quantum and energy/token, as the cost unit ν represents energy. A token communicated between two PEs connected with a chain of CNs = {x, y, z . . .} is reproduced card( ) times and each occurrence of the token is mapped to one element of . This procedure is explained on different examples in Section IV-B. In the following figures representing LSLA architectures, the size of a token size(τ ) is abbreviated into s and the affine equations near CNs and PEs (e.g., 10s + 1) represent the cost computation related to (3) with α n = 10 and β n = 1. A token not communicated between two PEs, i.e., internal to one PE, does not cause any cost. The cost of the execution of application activity A on an LSLA graph is defined as
where map : T P ∪T C → P∪C is a surjective function returning the mapping of each token on one of the architecture elements.
B. Computing the Cost of Application Execution on LSLA Architecture
While CNs with high cost in a LSLA model (such as y in Fig. 6 ) represent bottlenecks in the architecture, i.e., communication media with low data rates, PEs with high cost (such as PE 1 in Fig. 6 ) represent processing facilities with limited processing efficiency. For example, the LSLA model at the bottom of Fig. 6 may represent a set of two processors {PE 1 , PE 2 } and {PE 3 , PE 4 }, where {PE 1 , PE 2 } has a core PE 1 and a coprocessor PE 2 , and {PE 3 , PE 4 } is a homogeneous bicore processor with high efficiency (cost of 2 for each firing). PE 2 is almost twice as efficient as PE 1 (cost of 5s + 1 instead of 10s+1 for each token). {PE 1 , PE 2 } and {PE 3 , PE 4 } are communicating through a link that has one tenth of the efficiency of internal {PE 1 , PE 2 } and {PE 3 , PE 4 } communications (cost of 10ν instead of 1ν for each token). The next sections illustrate the cost computation provided by LSLA when combined with SDF, CFDF, and BSP MoCs.
1) Computing the Cost of SDF Application Execution on LSLA Architecture:
The cost computation mechanism of the LSLA MoA is illustrated by an example in Fig. 6 combining an SDF application model with two actors A 1 and A 2 and an LSLA architecture model with four PEs PE 1−4 and three CNs x, y, and z (Section IV-A). Each actor firing during the studied graph iteration is transformed into one processing token. Each dataflow token transmitted during one iteration is transformed into one communication token. A token is embedding several quanta (Section IV-A), allowing a designer to describe heterogeneous tokens to represent firings and messages of different sizes.
Activity computation consists first in choosing a measurable metric for each token and quantum representing its computational or communication burden. If time is chosen as the metric for computation activity, a computation token corresponding to an actor completed in 4 ms can for instance be associated with 4 quanta and the unit for all computation quanta is then the millisecond. Another actor completed in 3 ms would receive 3 quanta. If memory is chosen for communication activity, a message of 2 MB can be represented by 2 quanta and the unit for all computation quanta is then the MB. In this particular example, λ is expressed in ms/MB. Activity computation is illustrated on a use case in Section VI-C4.
In Fig. 6 , each firing of actor A 1 is associated with a cost of 3 quanta and each firing of actor A 2 is associated to a cost of 4 quanta. Communication tokens represent 2 quanta each. The natural scope for the cost computation of a couple (SDF and LSLA), provided that the SDF graph is consistent, is one SDF graph iteration (Section II-A).
Each processing token is mapped to one PE. Any heuristic or manual mapping method can be used to choose the appropriate mapping. Communication tokens are "routed" to the CNs connecting their producer and consumer PEs. For instance, the second communication token in Fig. 6 is generating three tokens mapped to x, y, and z because the data is carried from PE 3 to PE 2 . It is the duty of the mapping process to verify that a link l ∈ L exists between the elements that constitute a communication route. The resulting cost, computed from (3) and (4), is 66.8ν. This cost is reproducible and abstract, making LSLA an MoA.
2) Computing the Efficiency of CFDF Execution on LSLA Architecture: For dynamic dataflow models, such as CFDF, a simulation-based integration is a natural way to apply MoA-driven cost computation since there is in general no standard, abstract notion of an application iteration-i.e., no notion that plays a similar role as the periodic schedules (and their associated repetitions vectors) of consistent SDF graphs. The cost of communication tokens on the FIFO is set to 2 quanta. We can then compute a cost for every PE and CN. There are two actor tokens mapped to PE PE 1 . Each of them has 3 quanta. The cost for PE PE 1 is 2 × (3 × 10 + 1) = 62ν. There are two actor tokens mapped to PE PE 2 . They represent 2 and 4 quanta, respectively. The cost for PE PE 2 is 1×(2×5+1)+1×(4×5+1) = 32ν. There is one actor token mapped to PE PE 3 . It represents 3 quanta. The cost for PE PE 3 is 1×(3×2+1) = 7ν. There is no actor token mapped to PE PE 4 . Therefore, the cost for PE PE 4 is 0ν. There are five communication tokens mapped to CN x. Each of them has 2 quanta. Therefore, the cost for CN x is 5 × (2 × 1) = 10ν. There is one data token mapped to CN y. It has 2 quanta. Therefore, the cost for CN y is 1 × (2 × 10) = 20ν. There is one data token mapped to CN z. It has 2 quanta. Therefore, the cost of z is 1 × (2 × 1) = 2ν. Since a multiplication by λ = 0.3 brings the cost of communication tokens to the processing domain, the total cost for communication would be 0.3 × (10 + 20 + 2) = 9.6ν. Therefore, the obtained cost is the summation of all PEs' cost and CNs' cost, which in this example sums up to 62 + 32 + 9.6 + 7 = 110.6ν. Figs. 8 and 9 illustrate the cost computation of the execution of a BSP algorithm on an LSLA architecture. Fig. 8 displays the extraction of the activity, consisting of processing and communication tokens, from the BSP description. Each processing effort α σ is transformed into one processing token consisting of w(α σ ) quanta (Section II-B) and each remote access is transformed into one communication token of one quantum. This size of one quantum is chosen because the BSP model considers atomic remote accesses. Fig. 9 shows the mapping and pooling of tokens, consisting on associating tokens to PEs and CNs and replicating communication tokens to route the communications. Agents α and β are mapped on core PE 2 , agent γ is mapped on core PE 1 , agent is mapped on core PE 3 and agent δ is mapped on core PE 4 . The global cost is computed as the sum of the cost of each token on its PE or CN. The communication token α → β is ignored because it is communicating a token between two agents mapped on the same PE and such a communication is supposed to have no specific cost in LSLA, because there is no remote access. An abstract cost of 144.6ν is obtained for this couple (BSP and LSLA) and, as for SDF and CFDF, this cost is reproducible as long as the activity extraction from the BSP model follows the same conventions. Compared to using BSP alone, combining it with LSLA helps studying the cost of mapping several agents on a single PE, exploiting parallel slackness to balance activity between PEs.
3) Computing the Efficiency of BSP Execution on LSLA Architecture:
In the previous sections, the cost computation mechanisms of LSLA have been demonstrated on static SDF dataflow, dynamic CFDF dataflow and BSP MoCs. This generic and reproducible cost computation makes LSLA an MoA.
4) Discussion on LSLA Cost Computation:
The cost computed by LSLA and resulting from communication and processing is linear with respect to the number of tokens (4). This cost can represent an energy, an area, a price, an amount of memory, etc., depending on the purpose of the architecture model. As a simple MoA, LSLA is not aware of the schedule (i.e., order of execution) of tokens. This is a limitation of LSLA introduced in exchange for model simplicity. Compared to models presented in Section III-C, LSLA is the only model abstracting the computed cost type.
The previous sections have defined the notion of MoA and introduced an MoA named LSLA. In the next sections, a method is proposed to infer the parameters of an MoA from platform measurements. The method is then applied and evaluated by modeling the energy consumption of a multicore embedded processor using the LSLA MoA.
V. LEARNING LSLA MODEL FROM PLATFORM MEASUREMENTS
This section introduces a method to learn parameters of LSLA from hardware measurements of the MoA-modeled cost. The method being based on algebra, the next section presents an algebraic representation of an LSLA model.
A. Algebraic Expression of Costs in LSLA Model
Let us consider an LSLA model with fixed topology, i.e., the sets P, C, and L of, respectively, PEs, CNs, and links are fixed. The parameters α n and β n are initially unknown and will be learned from measurements of the modeled nonfunctional property on the platform (e.g., energy). The parameters of an LSLA MoA are gathered in a vector m of size 2η such that
The size of 2η is due to the concatenation of token-and quanta-related parameters. An arbitrary order is thus chosen for PEs and CNs and the per-quantum costs α n and per-token costs β n are concatenated in a unique vector.
B. Applying Parameter Estimation to LSLA Model Inference
Parameter estimation [29] consists of solving an inverse problem to learn the parameters of a model from real-life measurements. In the case of LSLA, the relationship between activity and cost is assumed to be linear and the inverse problem is solved by a linear regression. A series of measured cost d can be ideally expressed as the result of the following forward problem:
T is a set of M cost samples (e.g., energy samples), m is the vector of 2η costs defined in (5), is the measurements noise resulting in the error vector = ( 1 , . . . , m ) , and each line G k ∈ G corresponds to an activity vector containing the number of quanta and tokens mapped to the corresponding PEs or CNs for a sample d k . G k can be decomposed into
where M k : P ∪ C → T P ∪ T C is the mapping function for experiment k that associates to each PE or CN the set of tokens executed by this component. card refers to the cardinality of the considered set, i.e., the number of tokens while the sum of sizes return the number of quanta. In (7), the LSLA Lagrangian coefficient λ has been fixed to 1. λ affects problem conditioning by balancing communication and processing costs. Choosing λ = 1 is possible if the user can choose the quanta units to balance these costs. In the experimental setup developed in the rest of this paper, λ is fixed to 1 ns/byte, assuming communications at around 1 GB/s. An advantage for the demonstration is that LSLA α coefficients for communications can be directly interpreted as J/B. A more precise determination of λ could be obtained by setting it as the average communication speed, learned by benchmarking the platform. The number of communication quanta in G k would then be multiplied by λ for each CN in (7) . In order to obtain reliable parameter values, the system is overdetermined by performing more measurements than there are parameters in the model, i.e., M >> 2η. Furthermore, the error vector is assumed as random variable with zero mean μ and constant standard deviation σ among samples. From the forward problem in (6), we can derive the ordinary least square solution to the inverse problem [29] 
This equation performs the training of the model. m L2 is thus a set of parameters α n and β n , deduced from measurements d, that can be entered in the LSLA model. For a new system activity G , cost evaluation is computed with
This equation performs the prediction of the cost based on the LSLA model and on the application activity. The residual error of the prediction can be evaluated as follows:
where the error term is expressed as the deviation between measures and the trained model. Such residuals represent the measures' variability that is not considered in the regression model (e.g., correlated side-effect among measures) [30] . In Section VI-D2, the impact of the error term on the trained model is empirically evaluated. In the next section, parameter inference is put into practice for predicting the energy consumption of an MPSoC.
VI. EXPERIMENTAL EVALUATION WITH THE LSLA MOA OF THE ENERGY CONSUMPTION IN MPSOC A. Objective of the Study and Modeled Hardware Architecture
We intend to model with LSLA the dynamic energy consumption when executing an application, modeled with SDF, on an MPSoC running at full speed where the number of cores reserved for the application is tuned. The motivation for this paper lies in the hypothesis that dynamic energy consumption depends additively on application activity.
The modeled architecture is an Exynos 5422 processor from Samsung. This processor is integrated in an Odroid-XU3 platform that offers real-time power consumption measurements of the cores and memory. The Exynos 5422 processor embeds eight ARM cores in a big.LITTLE configuration. Four of the cores are of type Cortex-A7 and form an A7 cluster sharing a clock with frequency up to 1.4 GHz. The four remaining cores are of type Cortex-A15 and form an A15 cluster with frequency up to 2 GHz. An external dynamic random access memory (DRAM) of 2 GB is connected as a package on package. A Linux Ubuntu symmetric multiprocessing operating system is running on the platform. Four Texas Instruments INA231 power sensors measure the instantaneous power of the A7 cluster, the A15 cluster, the graphics processing unit and the external DRAM memory. The energy consumed by the GPU is left out of the scope of this paper. Power values are read from an I 2 C driver. A lightweight script runs in parallel to the measured program, forces the processor to run at full speed and reports current and voltage at 10 Hz during program execution. This data is exported into files to be processed offline. In our experiments, the power measurements from the A7 and A15 clusters and the memory are summed up and used as the energy consumption vector d.
B. Choosing the LSLA Topology
We consider a fixed target platform from which a model is learned. While the parameters set on PEs and CNs are learned, their number and topology are chosen, based on a prior knowledge of the hardware features. This type of model is qualified as a "hybrid combination of mechanistic and empirical modeling" in [31] . Mechanistic choices are made "from a basic understanding of the mechanics of the modeled system" while empirical modeling corresponds to trained parameters. A method is introduced hereunder to perform the mechanistic choices. The method is decomposed into the following.
1) The number of coarse-grain PEs to consider in the study (cores, coprocessors, GPUs, etc.) is determined. One PE is instantiated in the model per considered platform PE. Step 3 is repeated until the graph is connected. Applying this method to the experimental setup, the eight PEs corresponding to the Exynos 5422 processor cores are first instantiated. Then, as each cluster is connected by a shared memory supporting hardware cache coherency, A7 and A15 clusters are each associated to a CN connecting the four cores of the CN. Finally, the ARM AXI Coherency Extension higher-level cache coherency protocol, connecting the two clusters, is associated to a CN named ICC. The resulting model is shown in Fig. 10(bottom) .
After this mechanistic model creation, the model may be simplified to reduce its number of parameters. First, two connected CNs may be merged if: 1) the set of tokens crossing both CNs is forecast or measured to be equivalent or 2) one of the two CNs is forecast or measured to strongly dominate the other in terms of cost. Moreover, equivalently performing PEs can be merged to simplify the model. Such a model simplification is experimented in Section VI-D7. processor from energy measurements. The PREESM dataflow framework [32] generates code for different SDF configurations of a stereo matching application from a parameterized and interfaced synchronous dataflow (PiSDF) executable specification. PiSDF [33] is an extension to SDF that introduces a hierarchy of composable elements, as well as static and dynamic parameters influencing token production and consumption. The motivation for using a PiSDF description is that, by fixing various values for application parameters, different functional SDF applications are obtained. Once the parameters of the application are fixed, PREESM generates an executable SDF graph that feeds a multicore mapper and scheduler. Mapping and scheduling are automatically computed, based on the list scheduling algorithm of [34] . PREESM then generates a self-timed multicore code that runs on the target platform. The internal actors' code is manually written in C language. PREESM manages the intercore communication and allocates the application buffers statically in the .bss segment of the executable. PREESM generates one thread per core and forces the thread to the corresponding core via affinities.
C. Experimental Setup and Benchmarked
Communication between actors occurs through shared memory with cache coherency. Semaphores are instantiated to synchronize memory accesses. The whole procedure of mapping, scheduling and generating code with PREESM is scripted. For the current experiment, scripts automate large numbers of code generations, compilations, application executions and energy measurements. An application activity exporter has been added to PREESM that computes the activity for each core. Finally, α n and β n LSLA parameters are learned and the LSLA model of the platform can be used, together with application activity information, to predict the energy consumption of the platform.
2) Application: The stereo matching algorithm from [35] is used for the study. From a pair of views of the same scene, it computes a disparity map, corresponding to the depth of the scene for each pixel. Parameters can be customized such as the size of the images, the number of tested depths (disparities) and the number of refinement iterations in the algorithm. Table II gives the tested algorithm configurations, generated by varying these parameters. The SDF-modeled stereo matching application is open source and available at [36] . The generated application code is compiled by GCC with −O3 optimization. For each configuration, 255 different PE mappings are tested by enabling different subsets of the platform cores. PREESM schedules the application on the subsets with the objective of minimizing application latency.
3) Energy Measurements: Only the dynamic energy consumption is considered in this experiment. All the eight cores are activated and their frequency is fixed at their maximum. Thus, the static power, measured at 2.4362W in the given conditions, is subtracted from power samples. d in (6) is a vector of energy samples expressed in Joules. The energy of an application execution is measured by integrating the instantaneous power consumed by the A7 cluster, the A15 cluster and the memory during application execution time.
The measured and analyzed unit is one execution of the application, from the retrieval of two images to the production of a depth map. By varying parameters and the set of authorized cores, a population of executions is built, modeled and analyzed.
4) Application Activity:
The activity of the application is expressed in terms of tokens and quanta (Section III-B). The stereo matching application is represented by a static SDF graph and the computational loads of its actors do not depend on input data. Its application activity does thus not depend on input data. For supporting a more dynamic application with data-dependent loads and topology, the CFDF MoC could be used (Section IV-B2). Several possibilities arise when choosing the format of tokens and quanta. Using PREESM information, the number of computational tokens on a given PE is set to the number of actor firings onto this PE and the number of communication tokens is the number of messages between actors. Time computational quanta in nanoseconds are used, corresponding to the execution time of the actor on the considered core. They are measured by repeating actor execution and running the C clock() function to retrieve timings. As an example, the timings of actors for application configuration 4 are shown in Table III . Communication quanta correspond to the size of exchanged messages (in bytes).
Instead of time quanta, the computational energy could be used. A computation quantum could correspond, for instance, to 1 mJ of energy to execute the actor on the considered core. Such an approach requires each actor to be characterized in energy. 
D. Experimental Results
1) Measuring Computational Dynamic Energy:
The six application configurations from Table II are scheduled with each of the 255 possible mapping patterns in the Odroid architecture, resulting in M = 1530 energy measurements. Having M = 1530 measurements for 2η = 22 parameters, the constraint M >> 2η stated in Section V-B is respected. The mapping pattern refers to a binary-composed integer representing the currently used subset of cores (1 for PE 1 , 2 for PE 2 , 3 for PE 1 + PE 2 , 4 for PE 3 , etc.).
All energy measurements are repeated ten times to obtain the energy standard deviation. As illustrated in Fig. 11 , the average standard deviation of measurements is moderate (0.21 J, or 2.4%). This low variation shows that energy consumption is stable for a given application activity and motivates for MoA modeling. For each configuration, the first measurements on the left (in a dashed circle on Fig. 11 ) show less energy than the rest of the measurements of their application configuration on their right. This is due to the fact that PEs 1-4 are Cortex-A7 cores and these cores are more energy efficient than Cortex-A15 cores. These samples use only Cortex-A7 cores and, as a consequence, show more energy efficiency. One may note in the third column of Table III that the energy efficiency of Cortex-A7 cores comes at the price of a significantly lower speed.
2) Learning the Energy Model With LSLA: Following the experimental setup depicted in Fig. 10 and the learning method from Section V, an LSLA model is inferred from the energy measurements of the previous section and from the application activity provided by PREESM.
The learning curve is drawn in Fig. 12 to evaluate the test error te of the model as a function of the number of training points. The energy samples are split into two sets: 1) a training set containing between one sample and 80% of the samples (1224 samples) and 2) a test set with the remaining 20% of the samples (306 samples). The samples of the training set are randomly chosen. Fig. 12 displays the training root-meansquare (RMS) error and the test RMS error as the number of training samples rises.
The training error tr is calculated over the training dataset while the test error te is calculated over the test dataset. The RMS deviations are computed as follows: RMS te = E{ 2 te } and RMS tr = E{ 2 tr }. The model reasonably fits data, as test error lowers rapidly when the number of training samples grows and reaches a plateau at about 150 training samples before stabilizing at RMS te = 1.37 J. The training error rises until RMS tr = 1.21 J, showing that, as expected, the model does not capture the entire physical sources of energy consumption, but the rising rate of the training error lowers with the number of training samples.
3) Discussion on the LSLA Model Parameters: In the next experiments, the model is trained over M = 1224 samples and the test set is fixed to 306 samples. The data vector d of (6) is of length 1224, the matrix G is of size 1224×22 and the model vector m is of length 22. The values of the obtained parameters are displayed in Fig. 13 . The solid line in Fig. 14 corresponds to the energy predicted with the model from Fig. 13 on the test set. Points correspond to energy samples. The full model offers an energy assessment with a RMS te of 1.37 J, corresponding to an average error of 16%.
α PE 1 to α PE 8 in Fig. 13 can be interpreted as average core execution dynamic power values, in nJ/ns = W. PEs 1-4 have One may observe in Fig. 14 that the last energy samples of each configuration are lower than their prediction with LSLA. This effect can be explained by the intracluster parallelism that reduces the execution time of the application without increasing as much the instantaneous power. This intracluster parallelism tends to decrease the dynamic energy. This effect is partly captured by the learned negative costs on internal cluster communication quanta α A7CN = −1.322 nJ/byte and α A15CN = −0.551 nJ/byte because more parallelism in a cluster leads in general to more communication in this cluster. However, the amount of communication in a cluster is not fully correlated with the load balancing inside this cluster, leading to errors. The per-quantum cost of ICC α ICC = 1.018 nJ/byte is positive but, as a token flowing through ICC also flows through A7CN and A15CN, each intercluster exchanged quantum finally, costs 1.018−1.322−0.551 = −0.855 nJ/byte. As a consequence, the energy gain obtained by parallelizing over the whole processor dominates the energy cost of the communication.
The LSLA model from Fig. 13 does not model the mere hardware. It represents hardware together with its operating system, the PREESM scheduler and the communication and synchronization library. For example, PREESM tends to favor A15 cores because PREESM optimizes the schedule for latency and, A15 cores being faster than Cortex-A7 cores, the demand placed on them is greater. An A15 core is less energy efficient than a Cortex-A7 so the scheduling choices will tend to raise the consumed dynamic energy.
While the average error of the model is substantial, the built LSLA model is characterized by an extreme simplicity, the implementation of the cost computation being reduced to 22 multiplications and 21 additions. Moreover, neither application code nor architecture hardware with low-level representation are needed to compute this model cost. Only a MoC and an MoA are needed, as well as a well defined activity inference method.
4) Discussion on the Trained LSLA Model Stability: In this section, the stability of the trained LSLA model is tested to account for outliers in training data. To this end, 100 training sets of size 1224 samples are randomly chosen among available data, the rest serving as test set. The standard deviations of parameters σ (α n ) and σ (β n ) in the LSLA model, caused by training set modifications, are studied. Parameters are not equivalent in stability. While parameters α n (applied to quanta) all have moderate standard deviations under 5% (except for A15CN with 7.7%), showing a rather precise determination, parameters β n (applied to tokens) have in average standard deviations of 30%. This difference shows that the most stable information relevant for energy estimation lies in the number of quanta (in this case, in the execution time of actors). The number of tokens (number of executed actors) is less reliably related to energy.
5) Discussion on the Trained LSLA Model Accuracy:
The RMS te prediction error of 16% is provoked by a vast amount of nonmodeled factors, including the variable per-actor average power, the application specific scheduling gaps, the memory management, etc. As an example of a nonmodeled factor, by using LSLA with time quanta to predict energy, the present analysis assumes the power consumed by a core to be equivalent for each executed actor. However, it is not the case in reality. From low-power (memory-intensive) to high-power (compute-intensive) actors in the stereo matching application, the difference of power consumption is +55% on A7 cores and +102% on A15 cores.
As a consequence of nonmodeled factors, the learned model presents two weaknesses.
1) Within the presented experimental setup, the model loses its accuracy on applications and configurations that do not appear at all in the training set. The model thus strongly depends on the application and configurations used for its training. 2) One can also observe in Fig. 14 that the local energy variations within a configuration are not precisely captured by the model that has been chosen to cover several application configurations. As a first solution to these two limitations, a different LSLA model could be learned for each application type and configuration and the model could be switched at runtime based on application type and configuration. Experiments show that such a strategy improves the accuracy. A tradeoff is then possible between a compact but imprecise unique model and a more precise model set based on configuration-and application-related switching.
Another solution to these limitations consists of creating a new MoA, feeding the activity with more information on actors and communication, and feeding the MoA with more information on hardware. For instance, as the instantaneous power consumption of cores is highly dependent on the current actor, labelling activity tokens with actor types would make it possible for the new MoA to apply different scaling factors based on actor type, making the same MoA applicable to more applicative cases.
The fidelity of an LSLA model is certainly more important than its average error. The next section discusses the fidelity of the inferred LSLA energy model. f ij (11) where M is the number of measurements and
with d LSLA i and d i , respectively, the ith LSLA-evaluated and measured energy, and sgn(x) is the sign function.
The fidelity of the inferred LSLA model for the considered problem is of more than 86%, suggesting that the model can be used for taking energy-based decisions at a system level. As for accuracy, a good fidelity is obtained on condition that the application types and configurations are sufficiently similar between the training and the test set. Solutions, already discussed in Section VI-D5, constitute future research directions.
Fidelity is illustrated in Fig. 15 where measurements have been sorted in ascending order and are displayed together with their LSLA prediction.
7) Simplifying LSLA Model: As explained in Section VI-B, different LSLA topologies can be used to represent a single platform and metric, for example, by merging PEs and CNs. Each cluster of the Exynos 5422 processor having homogeneous cores, a simplified model of the platform has been experimented where PEs of one cluster are undifferentiated. As a consequence, only two PEs are retained that each fuse the four PEs of one cluster. By doing so, we remove the cost of intracluster communication because the new model does not differentiate intracore communication from intracluster communication. The results on the same training and test sets of using the simplified model instead of the original one show a limited degradation of RMS tr (1.32 J instead of 1.21 J) and RMS te (1.49 J instead of 1.21 J) and a very slight degradation of fidelity (85.8% instead of 86.1%). Such a simplification is thus adequate and reduces cost computation to six multiplications and five additions. 
VII. CONCLUSION
In this paper, a precise definition of a model of architecture has been proposed that makes cost abstraction and computational reproducibility the main features of an MoA. The LSLA MoA has then been defined, compared to the state-of-the-art architecture models and studied both theoretically and on a use case. LSLA is the first model fully complying the proposed definition of an MoA. LSLA represents hardware performance with a linear model, summing the influences of processing and communication on system efficiency. LSLA has been demonstrated on an example to predict the dynamic energy of an MPSoC executing a complex SDF application with a fidelity of 86%. Additionally, a method for learning the LSLA parameters from hardware measurements has been introduced, automating the creation of the model.
LSLA opens new perspectives in building system-level architecture models that provide reproducible prediction fidelity for a limited complexity. A vast amount of potential extensions exist, including the study of other nonfunctional properties, systems-of-systems models, and memory hierarchy models.
